

Applicant(s)	David J. Musliner et al.	<b>INFORMATION DISCLOSURE STATEMENT FORM PTO-1449</b>
Serial No.	Unknown	
Filing Date	Herewith	
Group Art Unit	Unknown 2125	
Examiner Name	Unknown	
Attorney Docket No.	H0001845	

Title: INCREMENTAL AUTOMATA VERIFICATION

10/015058  
U.S. PTO  
JCBB 10/29/01

<b>U.S. Patent References</b>				
Examiner Initials	Patent No.	Issue Date	Name	Filing Date
Qn	4,571,072	02/18/86	Bourbeau, Jr. et al.	09/30/83
CvP	4,711,024	12/08/87	Russell	11/21/85
QnF	4,894,829	01/16/90	Monie et al.	04/21/88
QnA	5,163,016	11/10/92	Har'El et al.	03/06/90
AhR	5,483,470	01/09/96	Alur et al.	06/29/92
QnV	5,491,639	02/13/96	Filkorn	04/07/92
QnT	5,659,484	08/19/97	Bennett et al.	05/04/95
AnT	5,691,925	11/25/97	Hardin et al.	02/03/95
QnR	5,815,717	09/29/98	Stack	10/27/95
QnV	5,828,812	10/27/98	Khan et al.	05/02/95
UnR	5,937,190	08/10/99	Gregory et al.	04/03/95
ArH	5,966,516	10/12/99	De Palma et al.	05/09/97
ArT	6,059,837	05/09/00	Kukula et al.	12/30/97
QnR	6,077,305	06/20/00	Cheng et al.	12/16/98
QnR	6,102,958	08/15/00	Meystel et al.	04/08/97
QnR	6,110,218	08/29/00	Jennings	06/01/98
QnR	6,132,109	10/17/00	Gregory et al.	06/03/94
QnR	6,141,633	10/31/00	Iwashita et al.	02/26/98

<b>Foreign Patent References</b>			
Examiner Initials	Foreign Patent		Publication Date
	Country	No.	
NONE			T?

<b>Other References</b>	
Examiner Initials	Author, Title, Date, Pages, etc.
QnR	R. Alur and D. Dill, "A Theory of Timed Automata", pgs. 1-49.
AnP	R. Alur and D. Dill, "Automata-theoretic Verification of Real-Time Systems", November 2, 1995, pgs. 1-27.
AnR	M. Archer and C. Heitmeyer, "Mechanical Verification of Timed Automata: A Case Study", 1996, pgs. 1-12.
AfP	R. Goering, "Design Automation: Breakthrough claimed in functional verification", EE Times, May 21, 2001, pgs. 59 and 62.
VG	V. Gupta et al., "Hybrid Automata and Program Verification", 12 pgs.
CH	C. Heitmeyer and N. Lynch, "The Generalized Railroad Crossing: A Case Study in Formal Verification of Real-Time Systems", pgs. 1-42.
QnR	F. Laroussinie et al., "From Timed Automata to Logic - and Back", BRICS - January 1995, 22 pgs.
QnR	N. Lynch and F. Vaandrager, "Forward and Backward Simulations Part II: Timing-Based Systems", April 26, 1995, pgs. 1-49.

Examiner Signature	Date Considered
ALBERT W. PALADEN	2/16-6

\*Examiner: Initial if citation considered whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Based on Form PTO-FB-A820 Patent and Trademark Office, U.S. Department of Commerce

Applicant(s)	David J. Musliner et al.
Serial No.	Unknown
Filing Date	Herewith
Group Art Unit	Unknown
Examiner Name	Unknown
Attorney Docket No.	H0001845
Title: INCREMENTAL AUTOMATA VERIFICATION	

**INFORMATION DISCLOSURE  
STATEMENT  
FORM PTO-1449**

<i>(initials)</i>	B. Plateau and W. Stewart, "Stochastic Automata Networks: Product Forms and Iterative Solutions", INRIA - 1996, pgs. 1-38.
-------------------	--

Examiner Signature	ALBERT W. PALADINI <small>PATENT EXAMINER</small>	<i>Albert W. Paladini</i>	Date Considered	2-14-07
-----------------------	--	---------------------------	--------------------	---------

\*Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Based on Form PTO-FB-A820 Patent and Trademark Office, U.S. Department of Commerce